Please use this identifier to cite or link to this item:
Type: Artigo de evento
Title: High-performance Computing Based On Heterogeneous And Reconfigurable Architectures
Author: Sousa E.R.
Meloni L.G.P.
Abstract: This paper aims to describe a proposal of a reconfigurable and heterogeneous computing architecture for digital signal processing on embedded systems, based on the cooperative code execution between DSP (Digital Signal Processor) and FPGAs (Field-Programmable Gate Arrays). In order to validate this approach, some scenarios has been developed for processing using FFT (Fast Fourier Transform) and DCT (Discrete Cosine Transform) algorithm, which has been one of the main module used for digital image compression and also is applied in several coding schemes, such as JPEG, MPEGx and H.26x. © 2012 IEEE.
Rights: fechado
Identifier DOI: 10.1109/CICN.2012.125
Date Issue: 2012
Appears in Collections:Unicamp - Artigos e Outros Documentos

Files in This Item:
File Description SizeFormat 
2-s2.0-84872037764.pdf169.38 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.