Please use this identifier to cite or link to this item:
Type: Artigo de periódico
Title: Global array reference allocation
Author: Araujo, G
Ottoni, G
Cintra, M
Abstract: Embedded systems executing specialized programs have been increasingly responsible for a large share of the computer systems manufactured every year. This trend has increased the demand for processors that can guarantee high-performance under stringent cost, power, and code size constraints. Indirect addressing is by far the most used addressing mode in programs running on these systems, since it enables the design of small and faster instructions. This paper proposes a solution to the problem of allocating registers to array references using auto-increment addressing modes. It extends previous work in the area by enabling efficient allocation in the presence of control-flow statements. The solution is based on an algorithm that merges address registers' live ranges pairwise. An optimizing DSP compiler, from Mindspeed Technologies Inc., is used to validate this idea. Experimental results reveal a substantial improvement in code performance, when comparing to a combination of local auto-increment detection and priority-based register coloring.
Subject: address registers
auto-increment addressing modes
register allocation
Country: EUA
Editor: Assoc Computing Machinery
Citation: Acm Transactions On Design Automation Of Electronic Systems. Assoc Computing Machinery, v. 7, n. 2, n. 336, n. 357, 2002.
Rights: fechado
Identifier DOI: 10.1145/544536.544542
Date Issue: 2002
Appears in Collections:Unicamp - Artigos e Outros Documentos

Files in This Item:
File Description SizeFormat 
WOS000176819900006.pdf346.44 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.